In this article, basic irreversible gate (XOR gate) and basic reversible gates are designed using dataflow design. The output of all the basic gates are simulated and compared the power in Analyze power (Xpower) compiler. The combinational circuits (adder and subtractor) and sequential circuit (T flip flop) are designed using structural design with both conventional logic gates and reversible logic gates and power has been measured. Overall the power of conventional logic gates and reversible logic gates are compared that helps us to design gates with less power dissipation and more efficiency. All the individual reversible logic gates and complex combinational and sequential circuits are described in VHDL hardware description language and this circuits are functionally verified using Xilinx ISE 9.1i (student version) software.
INTRODUCTION
Gordon. E. Moore et al. (1965) predicted that the numbers of components on the chip will double every 18 months. Initially he predicted only for 10 years but due to growth in the integrated-circuit technology his prediction is valid till today [2] . His work is widely recognized as the Moore's law. The effect of Moore's law was studied carefully and researchers have concluded that as the number of components in the chip increases the power dissipation will also increase tremendously. It is also predicted that the amount of power dissipated will be equal to the heat dissipated by the rocket nozzle. Landauer et al. stated that the amount of energy dissipated to erase each bit of information is at least kTln2 (where k is the Boltzmann constant and T is the room temperature) during any computation the intermediate bits used to compute the final result are erased [1] . This erasure of bits is one of the main reasons for the power dissipation. C.H. Bennett (1973) revealed that the power dissipation in any device can be made zero or negligible if the computation is done using reversible model [10] . The most prominent application of reversible logic lies in quantum computers. It has applications in various research areas such as Low Power CMOS design, quantum computing, nanotechnology and DNA computing [7] . Matter of concern in this article is to reduce the power and to increase the efficiency. The goal is achieved by using reversible logic gates in basic gates, combinational circuits and sequential circuit. Here it can be seen that the power is increasing in complex circuits for normal logic, whereas the power is fix at a certain value for reversible logic gates. So, it can be used for complex circuits in quantum computing CMOS design nanotechnology etc.
II
In this article the power is analysed in Xilinx ISE 9.1i (SV) software[8] but if Cadence software[9] is used it will give more accurate results.
